

HIGH SPEED AND LOW POWER FLASH ADC DESIGN

PRAJAKTA RAVINDRA MORE

Department of Electronics and Communication, Sandip Institute of Research and Technology Nasik, India
prajktamorerrr@gmail.com

PROF. DR. G.M.PHADE

Department of Electronics and Communication, Sandip Institute of Research and Technology Nasik, India

ABSTRACT:

The Analog to Digital converters play an imperative role in today's electronic systems world. Current applications need High Speed and Low Power ADC. Flash ADC is most prevalent not only for its highest transformation rate but also for its use in other ADC types and its varied applications. Traditional N-bit flash ADC necessitates 2^{N-1} comparator and same number of preamplifier. if we use multiplexer to design FLASH ADC number of Comparator and Preamplifier get reduced also use of mux in Thermometer to binary code encoder will reduce delay which will ultimately reduce overall power consumption ,area and will rise the speed of operation. **KEYWORDS:** Flash ADC, Multiplexer, Prampifier, Comparator Thermometer To Binary code Encoder.

the Comparator promptly upstairs it. When the input voltage (positive terminal) is superiorthan the locus voltage (negative voltage) of Comparator it produces a "1", otherwise, the Comparator productivity is "0". If the analog input is in among V_{i4} and V_{i5} , then the Comparators X_1 through X_4 foods "1"s and all the left over Comparators produce "0"s. The Comparators will generate a Thermometer code of an input signal. This code will then encode into a Binary form by T To B Converter. They are typically stumpy Gain since at great Frequencies it is not easy to obtain together wide Bandwidth and high Gain. The main problem with the Traditional flash architecture is that the number of comparators surges diacritically with the number of bits. Due to the huge number of comparators the number of bits is usually inadequate, since the area of chip and consumed power would be too bulky for upper determinations. The big number of comparators sources the large input capacitance [3]. To drive such a large input capacitance, preamplifiers are needed but preamplifiers consume extra power, so it is imperative to reduce the quantity of input preamplifier pairs [4]. The interpolation techniques are used to lessen the number of preamplifiers, but the quantity of comparators still remnants at $2^N - 1$ for an N-bit ADC. On the other hand, the future ADC architecture using multiplexers needs less quantity of comparator and preamplifier too.

I. INTRODUCTION:

Flash ADC's, also known such as parallel ADCs, are the firmest in converting an analog signal to a digital signal. Which are used in various applications in which higher speed and resolution required such as wireless communications and digital audio and video, Radar Processing ,High Density Disk drive,[1][2].There are numerous types of architectures, each with distinctive characteristics and different limitations [1].One of the design which is used for converting continuous time changing signal to digital signal is Flash ADC [1].

II. EASE OF USE:

A. TRADITIONAL FLASH ADC:




Fig 1 Traditional Flash ADC

The Resistor ladder setup generates the reference voltages for the every Comparator. The reference voltage for each Comparator is 1 LSB less than the locus voltage for

B. PROJECTED FLSSH ADC DESIGN:




Fig 2 New Flash ADC Design




Fig 3 Preamplifier and latch Comparator[5]

The first comparator, C₁ compares the sampled and amplified input signal with the central reference level, 32/64·VREF1. It chooses the MSB of the digital output and the MSB becomes the switch signal for the MUXs, M1 – M9. The subsequent comparator, C₂, does the same but its reference signal is either 16/64·VREF 2 or 48/64·V through the (2x1)-MUX, which is determined by the switch signal from the production of the first comparator. And then these two MSBs, the outputs of the first and subsequent comparators, decide their reference voltages for the left over comparators, C₃ to C₇ through (4x1)-MUXs. The quantity of preamplifiers reduce by (4x1)-MUXs, the interpolation technique using two resistors is applied. The outputs of the left over comparators are set into appropriate values and then all digital bits are output at the matching time. Projected design needs only 2^(N-3) + 2 preamplifiers and 2^(N-2) + 1 comparators. The quantity of comparators needed for the projected ADC can be calculated as below. the first comparator (C₁) picks the MSB with the central reference level, and due to the use of the subsequent comparator (C₂) with the 1/4·VREF and 3/4·VREF the quantity of comparators apart since these two (C₁ and C₂)

can be abridged by half, resulting in the total count of comparators of 2^(N-2) + 1. The number of preamplifiers required is also abridged from 2^(N-2) + 1 to 2^(N-3) + 2 since the interpolate by two technique used.

Abbreviations and Acronyms

LSB-Least Significant Bit, MSB –Most significant Bit

C. TABLES AND FIGURE OF RESULT:

TABLE I. PARAMETERS

SPECIFICATION	PARAMETERS			PROJECTED DESIGN
	REF NO[7]	REF NO[8]	REF NO[9]	
TECHNOLOGY	0.35um	90nm	90nm	0.18um
SUPPLY VOLTAGE (v)	3.3	1	1.2	1
POWER(mw)	1.2	72	12	0.23
ENOB(BIT)	-	-	4.94	5.95
RESOLUTION	6	6	6	6

TABLE II. NUMBER OF COMPARATOR AND PREAMPLIFIER

No. of Bit (N)	Traditional Flash ADC		New Designed Flash ADC	
	Comparator (2 ^{N-1})	Preamplifier (2 ^{N-1})	Comparator (2 ^{N-3+1})	Preamplifier (2 ^{N-3+2})
4	15	15	5	4
6	63	63	17	10
8	255	255	257	130




Fig 4. Newly Designed Flash ADC waveform 1




Fig 5. Newly Designed Flash ADC waveform 2

ACKNOWLEDGMENT:

Prof. Dr. G. M. Phade mam and Mr. Pravin Dhulekar Sir thank you on behalf of your appreciated Guidance.

CONCLUSION:

The FLASH Analog to Digital converter architecture is the good solution for high Speed Analog to Digital converter Design. To achieve Power and Speed trade of we used Dynamic latch Comparator along with multiplexer and interpolation technique to reduce comparator count. Design is done in 180nm Tanner Tool, power Consumption for this circuit is $2.3 * 10^{-4}w$ and delay is $3.4us$ which is very less. So low power and high speed operation achieved

REFERENCES:

- 1) P.E Allen and D.R Hollberg. *CMOS Analog Circuit Design Second Edition Oxford university press*. ISBN 019 5116 445, 2002.
- 2) Manju Devi, Arunkumar P Chavan, Dr. K.N. Murlidhara "A 1.5v 3 bit ,500MS/s Low Power CMOS Flash ADC." IJECS.
- 3) Mikael Gustavsson, J. Jacob Wikner and Nianxiong Nick Tan, *CMOS Data Converters for Communications*, Kluwer Academic Publishers, 2000.
- 4) Rudy van de Plassche, *CMOS integrated analog-to-digital and digital-to- analog converters*, Kluwer Academic Publishers, Boston, 2003.
- 5) Project Report 2013 Yatish Lavania, " *Low power Encoder and Comparator Design of 5-bit Flash ADC.*"
- 6) Yogendra Gupta, Lokesh Garg, Sarthak Khandelwal, Sanchit Gupta, Sandeep Saini *Design of low power and high speed multiplexer based Thermometer to Gray Encoder.* IEEE 2013.
- 7) L. Wen-Ta, H. Po-Hsiang, L. Yi-Zhen, and H. Yuh-Shyan, "A New Low Power Flash ADC Using Multiple-Selection Method," IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), pp.341-344, 2007.
- 8) M. O. Shaker, S. Gosh, and M. A. Bayoumi, "A 1-GS/s 6-bit flash ADC in 90 nm CMOS," IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 144-147, 2009.
- 9) K. Jong-In, K. Wan, S. Barosaim, and R. Seung-Tak, "A time-domain latch interpolation technique for low power flash ADCs." IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, 2011.