FPGA BASED SDR FOR DPLL APPLICATION. JournalNX 2017, 3 (04), 104-106.