1.
FPGA BASED SDR FOR DPLL APPLICATION. JournalNX. 2017;3(04):104-106. Accessed April 2, 2026. https://repo.journalnx.com/index.php/nx/article/view/2681