[1]
“FPGA BASED SDR FOR DPLL APPLICATION”, JournalNX, vol. 3, no. 04, pp. 104–106, Apr. 2017, Accessed: Nov. 19, 2025. [Online]. Available: https://repo.journalnx.com/index.php/nx/article/view/2681