[1]
Pratik Katwate, Sanjay Pardeshi, and Vardhman Tiwatane, “PERFORMANCE ENHANCEMENT OF 8 BIT RISC ARCHITECTURE”, JournalNX, pp. 209–212, Feb. 2021.