1.
FPGA BASED SDR FOR DPLL APPLICATION. JournalNX [Internet]. 2017 Apr. 30 [cited 2025 Nov. 19];3(04):104-6. Available from: https://repo.journalnx.com/index.php/nx/article/view/2681